Abstract: In this paper, we review the recent optimization work in hybrid silicon microring lasers. Device structure and fabrication procedures are discussed first, followed by two major improvements in carrier injection and thermal management. A simple, well-controlled quantum well undercut leads to about 20% enhancement of injection efficiency. A silicon-ondiamond (SOD) substrate is demonstrated to fundamentally solve the device heating issue for silicon-on-insulator (SOI)-based active devices. SOD rib waveguides show low propagation loss of 0.74 dB/cm, which is 0.2 dB/cm higher than SOI counterparts. More than 22Â reduction of device heating in hybrid silicon microring lasers is projected by simulations.
Introduction
Semiconductor lasers with ring or disk resonator geometries are one of the most attractive on-chip light sources for optoelectronic integrated circuits since no gratings or Fabry-Perot (FP) facets are required for optical feedback. Small footprint, flexibility in wavelength division multiplexing (WDM), and bistability are their intrinsic advantages as well. The recent desperate request to deploy a low-power consumption, high-speed optical interconnect system for silicon-based microelectronic chips has lead to research efforts to build compact microring or microdisk lasers on the silicon substrate [1] - [4] .
In this paper, we review the design and optimization of compact electrically driven microring lasers fabricated on the hybrid silicon platform (HSP) [5] , [6] . Carrier injection efficiency enhancement of 20% is achieved by simple modification in fabrication. Device heating, as the biggest challenge to scale down the device dimension while maintaining the decent performance, is discussed in detail. A fundamental solution to drastically improve the heat dissipation is designed by developing a silicon-on-diamond (SOD) substrate. Low-loss SOD waveguides are obtained, and over 22 folds of reduction of device heating are projected as well. Fig. 1(a) -(c) shows the 3-D schematic of the hybrid silicon microring laser integrated with two onchip hybrid silicon photodetectors, the 2-D cross-sectional schematic of a finished microring laser, and the scanning electron microscopy (SEM) cross-sectional view of a cleaved hybrid microring resonator showing contacts and III-V-on-SOI structure, respectively [2] . The laser comprises an III-V ring resonator on top of a silicon disk. A self-aligned process was employed to ensure III-V ring resonator and silicon disk resonator to share same origin and diameter. A detailed fabrication procedure can be found in [2] . The fundamental whisper-gallery mode shifts toward the resonator edge, as shown by a Beam Propagation Method (BPM) simulated mode profile in the inset of Fig. 1(a) . The III-V epitaxial structure includes five periods of InAlGaAs-based, quantum wells ð g ¼ 1:51 mÞ plus a p-doped 50-nm-thick InAlGaAs separate confinement heterostructure (SCH) layer are sandwiched by a 110 nm-thick n-doped InP contact layer and a p-doped 1.5-m-thick InP cladding layer. This structure is bonded on top of a SOI wafer with a 350-nm-thick silicon device layer, resulting in confinement factors of 15.2% and 51.7% in active region and silicon, respectively. An SOI bus waveguide w WG ¼ 0:6; 0:8 and 1-m-wide, 25-m-long is s ¼ 50-500 nm away from the resonator. The SOI waveguide is then tapered up to 1.5 m through two 105-m-long tapers to minimize the sidewall-induced scattering loss [7] , resulting a 235-m-long bus waveguide to guide coupled light to two integrated photodetectors.
Device Design

Improvement of Carrier Injection Efficiency
The self-aligned fabrication process requires etching through III-V layers down to silicon layer in order to build a bottom silicon disk with the same outer diameter as the top III-V ring. The cathode (N) and anode (P) are placed inside and on top of the ring, respectively, as shown in the SEM device cross-sectional image in Fig. 1(c) . This carrier injection scheme leads to relatively poor overlap between gain region and fundamental TE mode, as schematically shown in inset of Fig. 2(a) . We used a commercial software, called Fimmwave, in a high-performance multicore computer to simulate the optical properties of the hybrid microring structure. The calculation step in y (vertical) direction was chosen to 3 nm in order to accurately simulate the multiple quantum well structure. Fig. 2(a) shows that the smaller the device diameter is, the narrower the modal lateral width becomes, and the further the modes will be pushed outwards. As a consequence, the transverse electric (TE) mode of smaller devices will suffer more from low injection efficiency, while better gain/mode overlap is obtained for higher order transverse modes. This leads to two possible outcomes: either the fundamental mode lases, in which case a large part of the injected current does not contribute to the gain, or one of the higher order modes lases, in which case the lasing mode is poorly coupled with the output waveguide. Both scenarios result in high threshold current and low output power, i.e., lower quantum efficiency, and increase the possibility of mode hopping and noise from amplified spontaneous emission.
Reducing the ring waveguide width can increase the overlap between the fundamental TE mode and the gain region, as well as cut off higher order modes. However, it leads to an increase of p-contact resistance, p-InP cladding resistance, and active region resistance. We expect the n-InP layer resistance to remain unchanged and n-contact resistance to decrease, provided that the n-contact is kept at a constant distance (i.e., 2 m here) from the inner edge of ring waveguide. Fig. 2(b) shows that the result of these competing effects is that the total device series resistance increases when the waveguide width is reduced. Fig. 2(b) shows that the experimental data agree with the calculation, indicating the validity of the approach to calculate individual resistance discussed in [9] . Consequences of increased resistance are an increase in the device operating voltage and temperature. The former leads to higher power consumption, and the latter is believed to be the primary limiting factor for small device operation [10] , [11] , which is discussed in detail later in the paper. Higher scattering losses for the fundamental TE mode are also possible when the mode overlaps significantly with the inner edge of the ring waveguide [7] . Narrow microring waveguides also pose alignment challenges in the fabrication.
A simple, effective solution is to reduce the active region width while maintaining the p-InP cladding and anode above intact to improve the carrier injection efficiency for fundamental TE mode. By accurately timing the isotropic wet etch in the solution of H 2 SO 4 : Fig. 2 (d), the exposed active region is selectively removed and undercut into the microring waveguide, resulting in the exposure of the n-type InP contact layer and reduction of active region simultaneously [see Fig. 2(d) ]. Due to the protection of plasma-enhanced chemical vapor deposition (PECVD) SiO 2 onto the exposed active region in outer edge of the microring resonator, the undercut only takes place from the inner edge of the resonator, forcing carriers to flow toward fundamental mode. Undercutting the active region, therefore, adds neither cost nor complexity to the device fabrication. C, the threshold current is reduced from 5.15 mA to 3.98 mA after undercutting, which is a 22% improvement. Lower threshold also leads to a reduction of power consumption at threshold from 8.73 mW to 7.62 mW. A similar improvement is noticeable for more strongly coupled devices ðs ¼ 150 nmÞ in (c) and (d). The output power (right axis in the plots of Fig. 3 ) is calculated by taking into account the propagation loss of 235-m-long bus waveguide and using the sum of photocurrents from photodetectors (À4 V bias) at the two ends of the bus waveguide and dividing it by the conservatively estimated photodetector responsivity of 1 A/W. We measured bus waveguide losses to be around 70 cm À1 for the devices without undercut in Fig. 4(a) and (c), primarily due to the failure to remove III-V material on top of the bus waveguide [2] . The losses are 1 cm À1 for the devices with undercut in Fig. 4 (b) and (d). The loss reduction results in a 70-80% improvement for slope efficiency. Fig. 4 shows the calculated threshold current (a) and slope efficiency (b) as a function of injection efficiency for a device temperature of 283 K. The average threshold current and slope efficiency for non-undercut devices (coupling gap s ¼ 50, 150, and 250 nm) and undercut devices ðs ¼ 150 and 250 nmÞ are fit into the calculation. Two-dimensional finite-difference time-domain (FDTD) simulations for s ¼ 50; 150; and 250 nm give coupling coefficients of 15%, 0.5%, and 0.01%, respectively. A fit of the laser model suggests coupling coefficients 10% and 21% for s ¼ 150 and 50 nm. The discrepancy is probably due to 1) the dry etch Blag effect[ in fabrication, which results in a shallow coupling gap for s ¼ 50 and 150 nm; 2) increased coupling for bus waveguide with residual III-V material on top; and 3) limitations of 2-D FDTD modeling. Nevertheless, by fitting the coupling coefficient and injection efficiency using the experimental threshold and slope efficiency data, we see an injection efficiency improvement from 0.59 to 0.78. Notice that the experimental threshold currents for undercut devices are 1-2 mA higher than calculation. We believe this to be due mostly to additional surface recombination at the undercut active region, which is not included in the model. The measured dark current for the undercut case is higher than non-undercut devices, providing supporting evidence for this hypothesis.
The expected improvement for smaller devices in both strongly coupled ðK ¼ 10%Þ and weakly coupled ðK ¼ 0:01%Þ cases is plotted in Fig. 5(a) , where we assume i ¼ 20 cm À1 . Although temperature-dependent Auger recombination is included in the calculation, the device self-heating is not included here. Based on previous study, devices with diameter smaller than 30 m can heat up quickly at threshold due to rising thermal impedance with smaller diameters [10] . The devices with D ¼ 15 and 25 m suffer heavily from self-heating; therefore, they are not used to fit the model. Apart from the thermal impact, it is obvious that smaller devices have lower threshold and higher efficiency. We estimate that weakly coupled devices can have sub-milliamp thresholds, and strongly coupled devices can have slope efficiencies of 0.3 W/A. To achieve these goals, the leakage current has to be suppressed by optimized MQW passivation techniques, the scattering losses need to be kept around 20 cm À1 , and the thermal impedance has to be kept below 1000 C/W. However, device heating is the primary challenge for compact devices, particularly SOI substrate-based ones [10] , [11] . Fig. 5(b) represents the simulated temperature rise in the device active region at threshold and the corresponding thermal impedance as a function of ring diameter. We use a finite element method (FEM) based on the experimental value of device series resistance and threshold current. Predicted temperature increase in the active region is 2. C/W, respectively. They agree well with experimental values obtained using a technique discussed in [11] . The simulated temperature profile in Fig. 5(b) shows that buried oxide (BOX) layer, because of its low thermal conductivity ðk SiO2 ¼ 1:3 W/m/ CÞ, is the main thermal barrier that blocks efficient thermal dissipation to the highly conductive ðk Si ¼ 130 W/m/ CÞ Si substrate. Replacing BOX in SOI substrate with a highly thermal conductive material, therefore, is a fundamental solution to resolve the thermal barrier issue. 
Improvement of Thermal Performance: SOD Substrate
Diamond has been considered a promising material for both electronic and photonic devices primarily due to its excellent material properties, including thermal conductivity, electrical insulation, mechanic hardness, and wear resistance, etc. Chemical vapor deposited (CVD) diamond in single crystalline or polycrystalline structure shows thermal conductivity k diamond up to 2400 W/m/ C, which is the highest value in nature [12] . Diamond's refractive index is also significantly lower than most of semiconductors, making it ideal to serve as an ideal cladding for semiconductor-core waveguides. Thus, both photonic devices and their integrated electronic drivers can substantially benefit from an SOD substrate.
We developed a fabrication method as schematically shown in Fig. 6 (a) [13] . It starts by depositing a layer of 2-m-thick CVD ultra nanocrystalline diamond onto a commercial 100-mmdiameter SOI substrate with a 700-nm-thick silicon device layer and a 1-m-thick BOX layer. The CVD diamond has a grain size of 3-5 nm, which leads to a root mean square (RMS) surface roughness G 10 nm and a measured thermal conductivity of 12 W/m/ C [14] . A 2-m-thick poly-Si layer is then deposited by low-temperature CVD, resulting in an RMS surface roughness of 44 nm. A fine chemical mechanical polishing (CMP) process is applied to reduce the surface roughness to G 1 nm across the entire wafer. The polishing margin is less than 2 m to avoid exposing the CVD diamond layer, and about 500 nm poly-Si is removed in this process. The reason to introduce this layer is to have a complementary metal-oxide semiconductor-compatible material which has good thermal conductivity and can be easily polished and bonded to the silicon carrier wafer. We used poly-Si here primarily because we have more experience with CMP and directly bonding it. Copper can also be used if metal is acceptable for the following device fabrication: After polishing, a 2 Â 2 cm 2 piece is cleaved off and bonded onto a patterned silicon carrier substrate from a (001) prime-grade silicon wafer using a low-temperature silicon direct bonding process. The special pattern on the silicon carrier is for minimizing void formation due to gas byproducts from bonding polymerization reactions. The mechanism and pattern design will reported in a separated bonding paper in the near future. After annealing, the bonded piece is put in an N 2 ambient at 350 C for 1 h, and the SOI silicon substrate is thinned to around 50 m from the original 350 m by grinding. The rest of the silicon is removed in a deep silicon dry etch process with the BOX layer serving as a good etch stop layer. At this point, an SOD substrate is finished, and the remaining BOX layer can be used as the mask layer for device fabrication.
As a substrate for optical wave-guiding, propagation loss is an important parameter of interest. We fabricated waveguides with a spiral structure on both SOD and SOI substrates. The silicon device layer on the SOD sample is identical to the silicon device layer on the SOI sample. The fabricated SOD waveguides are about 2.5 m wide with 370 nm rib etch and 1-m-thick top PECVD SiO 2 cladding. The bending radius is around 400 m, except for the S-bend at the center of the [15] . This leads to strong vertical optical confinement with around 1% confinement in the diamond layer for all supported modes.
To measure the losses, we used a cutback loss measurement with a 1.55-m external laser source. Five spiral waveguide arrays on SOD and SOI substrates are measured. Fig. 7 shows the average insertion loss as a function of waveguide length. The extracted propagation losses for SOD and SOI waveguides are 0.74 and 0.54 dB/cm, respectively. The slightly higher loss in SOD waveguides can be attributed to the scattering in the $100-nm-thick diamond nucleation layer at the Si/diamond interface and impurities accumulated at the surface of silicon device prior to diamond deposition (the SOI wafers go through CVD diamond deposition without special cleaning). A 0.2-dB/cm increase in propagation loss for SOD substrate is negligible in situations where heat dissipation is the primary concern. The total coupling loss for SOD waveguides of 21.3 dB (i.e., 10.6 dB/facet) is also higher than 18.7 dB of SOI waveguides. We hypothesize that diamond residues from facet polishing scratched the silicon waveguide facet, leading to higher coupling loss.
To show the usefulness of the SOD substrate, we simulated D ¼ 15 m hybrid microring lasers on both SOI and SOD substrates. In Fig. 8 , we compare the temperature rise at the center of the active region as a function of injection current for devices on SOI, SOD substrates and SOD substrate integrated with thermal shunt design, respectively. The inset for Fig. 8 is a 2-D simulated device temperature profile to the same scale at the same injection current (9.4 mA) as the inset in Fig. 5(b) . We used a conservative value of 30 W/m/ C [16] for the poly-Si layer thermal conductivity k polyÀSi , which depends on the grain size and grain boundary orientation. For the SOD substrate in Fig. 6(b) with CVD diamond thermal conductivity of 12 W/m/ C, it shows a reduction in device heating from 72.6 C to 18.1 C at 10 mA injection current, which is a 4Â improvement. Better results can be achieved if we use CVD diamond with grain size larger than 1 m, whose experimental thermal conductivity is around 300 W/m/ C. The simulation shows a temperature rise of 3.23 C at 10 mA, which is an improvement of over a factor of 22. 2-D simulated device temperature profile to the same scale as Fig. 5 (b) at 9.4 mA injection current (blue hollow data point) is shown in the inset of Fig. 8 . Therefore, hybrid silicon photonic devices built on SOD substrate can largely benefit from excellent heat dissipation to the substrate. 
Conclusion
A type of compact, hybrid microring laser has been fabricated on the silicon substrate and shows low threshold and reasonable output power. Device design and fabrication are reviewed. Challenge and optimization solutions in carrier injection and device thermal management are discussed in detail. A simple active region undercut leads to 20% enhancement in injection efficiency. To minimize the primary negative effect, i.e., device heating, a SOD substrate is demonstrated. SOD rib waveguides show only a 0.2-dB/cm increase in propagation loss over its SOI counterparts. More than 22Â reduction of device heating in D ¼ 15 m hybrid microring lasers is projected by FEM simulations. The demonstrated hybrid silicon microring lasers are potential candidates for lowpower consumption light sources for silicon optical interconnect systems.
